ELEG 549: VLSI Testing

Semester: Spring 2012.
Class Time: Mon. Wed. 11:00am-12:15pm.
Classroom: Mandeville Hall, Room 308.
Instructor: Xingguo Xiong (Associate Professor)
Office: Technology Building, Room 140.
Office Hours: Tue. Thur. 3:00pm-4:00pm, Wed. 4:30pm-5:30pm.
Phone: 203-576-4760.
Email: xxiong@bridgeport.edu
GA: Umatri Pradhananga (Email: upradhan@bridgeport.edu, Tel: 203-583-7282).
Course Website: UB Blackboard, URL: http://blackboard.bridgeport.edu/webapps/login/

Description: As VLSI continues to grow in its complexity, VLSI testing and design-for-testability are becoming more and more important issues. This course will cover VLSI testing techniques such as such as VLSI fault modeling (stuck-at-fault), logic and fault simulation, automatic test generation, memory testing, delay testing, design for testability (DFT), etc. VLSI scan testing, built-in self-test (BIST) and boundary scan standard will also be covered. Students will learn various VLSI testing strategies and how to design a testable VLSI circuit.

Credit: 3.0.


Goals: The goal of this course is to help students get familiar with knowledge and skills in VLSI testing and validation. Students will learn VLSI fault modeling, testing strategies for combinational/sequential circuits, memory, and analog circuits. Some important topics such as delay testing, design for testability (DFT), built-in self-test (BIST) and boundary scan standard will also be discussed. Upon completion of this course, students will be able to effectively test VLSI systems using existing test methodologies, tools and equipments.

Prerequisites: Background knowledge in Digital VLSI.


Grading: The final grade will be 15% on homework, 15% on projects, 31% on mid-term exam, 35% on final exam, and 4% on attendance. There are four times of random attendance during the whole semester. Each attendance will be counted 1 point toward your final grade.

Exams: There will be two exams: the mid-term exam and the final exam.

Software Usage: VLSI EDA tools (Synopsys tools, Cadence OrCAD PSPICE, etc.) will be used for projects.

Lab Projects: Projects on VLSI testing will be assigned. The goal of the projects is to help student accumulate skills and experience in VLSI testing and validation. Students will use the knowledge they learned in the class for the testing and fault simulation of various VLSI circuits. Synopsys software and other VLSI EDA tools may be used in the course projects.

Cheating Policy: It is the student’s responsibility to familiarize himself or herself with and adhere to the standards set forth in the policies on cheating and plagiarism as defined in Chapters 2 and 5 of the Key to UB (http://www.bridgeport.edu/pages/2623.asp) or the appropriate graduate program handbook.