| Cadence University Program Member |
|
|
 |
 |
 |
 |
 |
|
University of Bridgeport, School of Engineering, is licensed for Cadence electronic design automation (EDA) tools. This licensing is generously provided by Cadence University Program at educational discount. The School currently supports operation of Cadence Software products on Sun Solaris, Redhat Linux and Microsoft Windows Computer systems. Cadence design tools are extensively used in classes in the Electrical and Computer Engineering Department at the University of Bridgeport. Students use state-of-the-art CAD tools for simulations and layout for a variety of Digital IC, RFIC and MEMS related projects. Cadence tools used for instructional purpose include :
VLSI Courses taught at the University of Bridgeport Include: |
|
VLSI
COURSE
|
||
| EE 403 RF VLSI: | This course teaches the fundamental concepts of RF circuit design in VLSI (very large scale integrated circuit) design. Students learn to design an RF transceiver at the architectural, circuits and device level. | |
| EE 404 Digital VLSI: | The objective of this course is to teach students the CMOS transistor design in VLSI circuits. (CMOS stands for complementary metal oxide semiconductor.) Supported by CAD tools, students will learn gate level design, IC design, fabrication, and layout of digital CMOS integrated circuits. With these skills, students will also be able to interact with integrated circuit fabrication process engineers after completing this course. | |
| EE 458 Analog VLSI: |
Modeling, design and analysis of analog VLSI circuits. CMOS processing and layout, current mirrors, Opamp, comparators, S/H voltage references, switched-capacitor circuits, data converters, filters and PLLs. Students design analog VLSI layouts, extract the netlists and simulate the circuit behavior. Transistors sizing will also be discussed EDA tools PSPICE, Mentors Graphics and Cadence are used. |
|
| CPE 448D Introduction to VLSI Design: | Design and implementation of a very large scale integrated circuits. CMOS and BiCMOS technologies, basic topological structure of ICs. clocking characteristics, resistance, capacitance and power estimation, system-level design and implementation issues. Custom layout and verification using CAD tools. Synthesis of designs from VHD descriptions. Term project will include the design and testing of an integrated circuit. | |
| EE 448 Microfabrication: | This class covers basic microfabrication processes for semiconductor and VLSI fabrication, including photolithography, plasma and reactive ion etching, ion implantation, diffusion, oxidation, evaporation, vapor phase epitaxial growth, sputtering, and CVD. Advanced processing topics such as next generation lithography, MBE, and metal organic CVD are also introduced. The physics and chemistry of each process are introduced along with descriptions of the equipment used for the manufacture of integrated circuits. The integration of microfabrication process into CMOS, bipolar, and MEMS technologies are also discussed. The purpose of this course is to provide students with technical background and knowledge in silicon microelectronic fabrication process. Upon finishing this course, students will be familiar with the basic semiconductor and VLSI microfabrication processes. " | |
| EE 480 Digital Electronics | This course introduces the fundamentals of digital CMOS circuits, including simple logic gates, combinational logic circuits, flip-flops, counters, registers, sequential circuit design, as well as memory, CPLDs and FPGAs. Number systems for data representations and Boolean logic are introduced. Students learn VHDL design for typical digital circuits and systems. Students also use EDA tools such as Xilinx, Altera's Quartus II to design digital circuits in the projects. " | |
| EE 548 Low Power VLSI Circuit Design: | With the rapid development of mobile computing, low power VLSI design has become a very important issue in the VLSI industry. A variety of low-power design methods are employed to reduce power dissipation of VLSI chips. This course is designed to cover low-power design methodologies at various design levels (from system level to transistor level). The basic low-power design strategies will be introduced in the class. Students will use the learned knowledge to design low-power VLSI circuits. " | |
| EE 549 VLSI Testing: | As VLSI continues to grow in its complexity, VLSI testing and design-for-testability are becoming more and more important issues. This course will cover VLSI testing techniques such as VLSI fault modelling (stuck-at-fault), automatic test generation, memory testing, design for testability (DFT), etc. VLSI scan testing and built-in self-test (BIST) will also be covered. Students will learn various VLSI testing strategies and how to design a testable VLSI circuit. " | |
| EE 550 Digital/Analog VLSI Systems Design: | As VLSI technology continues to be scaled down to deep-submicron and nanometer domain, modern VLSI chips such as microprocessors may contain millions to billions of transistors. Such complex VLSI must be designed from system perspective. This course will provide students with an in-depth understanding of the basic design methodologies of modern digital VLSI systems. Various perspectives of VLSI systems will be discussed, such as MOS transistor device characteristics, interconnect, timing and power, clock distribution, packaging and I/O issues, VLSI system design and logic synthesis. | |
|
Disclaimer
|
||
|
“Information is provided ‘as is’ without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does under your conditions. Keep your master intact until you are satisfied with the use of this information within your environment." |
||
|
Contact
|
||
Faculty
Contact:
Updated 07/16/2011
|
||
“Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.”